Standard Cell Partition Size Variance and its Effect on Physical Design

In order to address the challenges of future integrated circuit design, both logic synthesis and physical design will need to be tightly integrated. This includes integrating the circuit structure information produced by logic synthesis with the placement stage of physical design. The first step is to determine the effects of partitioning decisions on placement performance. This paper describes the development of statistical methods to analyze these effects, and experimental results on preliminary data.